Go to the source code of this file.
◆ CONF_WINC_DEBUG
#define CONF_WINC_DEBUG (0) |
◆ CONF_WINC_PIN_CHIP_ENABLE
#define CONF_WINC_PIN_CHIP_ENABLE IOPORT_CREATE_PIN(PIOA, 6) |
◆ CONF_WINC_PIN_RESET
#define CONF_WINC_PIN_RESET IOPORT_CREATE_PIN(PIOA, 24) |
Copyright (c) 2017 IpTronix
SPDX-License-Identifier: Apache-2.0
◆ CONF_WINC_PIN_WAKE
#define CONF_WINC_PIN_WAKE IOPORT_CREATE_PIN(PIOA, 25) |
◆ CONF_WINC_PRINTF
#define CONF_WINC_PRINTF printf |
◆ CONF_WINC_SPI
#define CONF_WINC_SPI SPI |
SPI pin and instance settings.
◆ CONF_WINC_SPI_CLK_FLAGS
#define CONF_WINC_SPI_CLK_FLAGS SPI_SPCK_FLAGS |
◆ CONF_WINC_SPI_CLK_GPIO
#define CONF_WINC_SPI_CLK_GPIO SPI_SPCK_GPIO |
◆ CONF_WINC_SPI_CLOCK
#define CONF_WINC_SPI_CLOCK (48000000) |
◆ CONF_WINC_SPI_CS_FLAGS
#define CONF_WINC_SPI_CS_FLAGS PIO_OUTPUT_1 |
◆ CONF_WINC_SPI_CS_GPIO
#define CONF_WINC_SPI_CS_GPIO SPI_NPCS0_GPIO |
◆ CONF_WINC_SPI_DLYBCT
#define CONF_WINC_SPI_DLYBCT (0) |
◆ CONF_WINC_SPI_DLYBS
#define CONF_WINC_SPI_DLYBS (0) |
SPI delay before SPCK and between consecutive transfer.
◆ CONF_WINC_SPI_ID
#define CONF_WINC_SPI_ID ID_SPI |
◆ CONF_WINC_SPI_INT_MASK
#define CONF_WINC_SPI_INT_MASK (1 << 1) |
◆ CONF_WINC_SPI_INT_PIN
#define CONF_WINC_SPI_INT_PIN IOPORT_CREATE_PIN(PIOA, 1) |
◆ CONF_WINC_SPI_INT_PIO
#define CONF_WINC_SPI_INT_PIO PIOA |
◆ CONF_WINC_SPI_INT_PIO_ID
#define CONF_WINC_SPI_INT_PIO_ID ID_PIOA |
◆ CONF_WINC_SPI_INT_PRIORITY
#define CONF_WINC_SPI_INT_PRIORITY (0) |
◆ CONF_WINC_SPI_MISO_FLAGS
#define CONF_WINC_SPI_MISO_FLAGS SPI_MISO_FLAGS |
◆ CONF_WINC_SPI_MISO_GPIO
#define CONF_WINC_SPI_MISO_GPIO SPI_MISO_GPIO |
◆ CONF_WINC_SPI_MOSI_FLAGS
#define CONF_WINC_SPI_MOSI_FLAGS SPI_MOSI_FLAGS |
◆ CONF_WINC_SPI_MOSI_GPIO
#define CONF_WINC_SPI_MOSI_GPIO SPI_MOSI_GPIO |
◆ CONF_WINC_SPI_NPCS
#define CONF_WINC_SPI_NPCS (0) |
◆ CONF_WINC_SPI_PHA
#define CONF_WINC_SPI_PHA (1) |
◆ CONF_WINC_SPI_POL
#define CONF_WINC_SPI_POL (0) |
◆ CONF_WINC_USE_SPI
#define CONF_WINC_USE_SPI (1) |