Go to the source code of this file.
◆ X86_APIC_BASE_MSR
      
        
          | #define X86_APIC_BASE_MSR   0x0000001b | 
        
      
 
 
◆ X86_APIC_BASE_MSR_X2APIC
      
        
          | #define X86_APIC_BASE_MSR_X2APIC   BIT(10) | 
        
      
 
 
◆ X86_EFER_MSR
      
        
          | #define X86_EFER_MSR   0xC0000080 | 
        
      
 
 
◆ X86_EFER_MSR_LME
      
        
          | #define X86_EFER_MSR_LME   BIT(8) | 
        
      
 
 
◆ X86_EFER_MSR_NXE
      
        
          | #define X86_EFER_MSR_NXE   BIT(11) | 
        
      
 
 
◆ X86_EFER_MSR_SCE
      
        
          | #define X86_EFER_MSR_SCE   BIT(0) | 
        
      
 
 
◆ X86_FMASK_MSR
      
        
          | #define X86_FMASK_MSR   0xC0000084 | 
        
      
 
 
◆ X86_FS_BASE
      
        
          | #define X86_FS_BASE   0xC0000100 | 
        
      
 
 
◆ X86_GS_BASE
      
        
          | #define X86_GS_BASE   0xC0000101 | 
        
      
 
 
◆ X86_KERNEL_GS_BASE
      
        
          | #define X86_KERNEL_GS_BASE   0xC0000102 | 
        
      
 
 
◆ X86_LSTAR_MSR
      
        
          | #define X86_LSTAR_MSR   0xC0000082 | 
        
      
 
 
◆ X86_MTRR_DEF_TYPE_MSR
      
        
          | #define X86_MTRR_DEF_TYPE_MSR   0x000002ff | 
        
      
 
 
◆ X86_MTRR_DEF_TYPE_MSR_ENABLE
      
        
          | #define X86_MTRR_DEF_TYPE_MSR_ENABLE   BIT(11) | 
        
      
 
 
◆ X86_SPEC_CTRL_MSR
      
        
          | #define X86_SPEC_CTRL_MSR   0x00000048 | 
        
      
 
 
◆ X86_SPEC_CTRL_MSR_IBRS
      
        
          | #define X86_SPEC_CTRL_MSR_IBRS   BIT(0) | 
        
      
 
 
◆ X86_SPEC_CTRL_MSR_SSBD
      
        
          | #define X86_SPEC_CTRL_MSR_SSBD   BIT(2) | 
        
      
 
 
◆ X86_STAR_MSR
      
        
          | #define X86_STAR_MSR   0xC0000081 | 
        
      
 
 
◆ X86_TIME_STAMP_COUNTER_MSR
      
        
          | #define X86_TIME_STAMP_COUNTER_MSR   0x00000010 | 
        
      
 
 
◆ X86_X2APIC_BASE_MSR
      
        
          | #define X86_X2APIC_BASE_MSR   0x00000800 /* .. thru 0x00000BFF */ |