8#ifndef ZEPHYR_INCLUDE_ARCH_XTENSA_ARCH_INLINES_H_
9#define ZEPHYR_INCLUDE_ARCH_XTENSA_ARCH_INLINES_H_
17 __asm__ volatile ("rsr." sr " %0" : "=a"(v)); \
22 __asm__ volatile ("wsr." sr " %0" : : "r"(v)); \
29 cpu = (_cpu_t *)
RSR(CONFIG_XTENSA_KERNEL_CPU_PTR_SR);
#define ALWAYS_INLINE
Definition: common.h:116
#define RSR(sr)
Definition: arch_inlines.h:15
static ALWAYS_INLINE _cpu_t * arch_curr_cpu(void)
Definition: arch_inlines.h:25