Zephyr API Documentation  2.7.0-rc2
A Scalable Open Source RTOS
ite-intc.h
Go to the documentation of this file.
1/*
2 * Copyright (c) 2020 ITE Corporation. All Rights Reserved.
3 * SPDX-License-Identifier: Apache-2.0
4 */
5
6#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ITE_INTC_H_
7#define ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ITE_INTC_H_
8
9#define IRQ_TYPE_NONE 0
10#define IRQ_TYPE_EDGE_RISING 1
11#define IRQ_TYPE_EDGE_FALLING 2
12#define IRQ_TYPE_EDGE_BOTH (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)
13#define IRQ_TYPE_LEVEL_HIGH 4
14#define IRQ_TYPE_LEVEL_LOW 8
15
16/* IRQ numbers of WUC */
17/* Group 0 of INTC */
18#define IT8XXX2_IRQ_WU20 1
19#define IT8XXX2_IRQ_WU23 6
20/* Group 1 */
21#define IT8XXX2_IRQ_WU26 12
22#define IT8XXX2_IRQ_WU25 14
23/* Group 2 */
24#define IT8XXX2_IRQ_WU24 17
25#define IT8XXX2_IRQ_WU22 21
26/* Group 3 */
27#define IT8XXX2_IRQ_TIMER1 30
28#define IT8XXX2_IRQ_WU21 31
29/* Group 5 */
30#define IT8XXX2_IRQ_WU50 40
31#define IT8XXX2_IRQ_WU51 41
32#define IT8XXX2_IRQ_WU52 42
33#define IT8XXX2_IRQ_WU53 43
34#define IT8XXX2_IRQ_WU54 44
35#define IT8XXX2_IRQ_WU55 45
36#define IT8XXX2_IRQ_WU56 46
37#define IT8XXX2_IRQ_WU57 47
38/* Group 6 */
39#define IT8XXX2_IRQ_WU60 48
40#define IT8XXX2_IRQ_WU61 49
41#define IT8XXX2_IRQ_WU62 50
42#define IT8XXX2_IRQ_WU63 51
43#define IT8XXX2_IRQ_WU64 52
44#define IT8XXX2_IRQ_WU65 53
45#define IT8XXX2_IRQ_WU66 54
46#define IT8XXX2_IRQ_WU67 55
47/* Group 7 */
48#define IT8XXX2_IRQ_TIMER2 58
49/* Group 9 */
50#define IT8XXX2_IRQ_WU70 72
51#define IT8XXX2_IRQ_WU71 73
52#define IT8XXX2_IRQ_WU72 74
53#define IT8XXX2_IRQ_WU73 75
54#define IT8XXX2_IRQ_WU74 76
55#define IT8XXX2_IRQ_WU75 77
56#define IT8XXX2_IRQ_WU76 78
57#define IT8XXX2_IRQ_WU77 79
58/* Group 10 */
59#define IT8XXX2_IRQ_TIMER8 80
60#define IT8XXX2_IRQ_WU88 85
61#define IT8XXX2_IRQ_WU89 86
62#define IT8XXX2_IRQ_WU90 87
63/* Group 11 */
64#define IT8XXX2_IRQ_WU80 88
65#define IT8XXX2_IRQ_WU81 89
66#define IT8XXX2_IRQ_WU82 90
67#define IT8XXX2_IRQ_WU83 91
68#define IT8XXX2_IRQ_WU84 92
69#define IT8XXX2_IRQ_WU85 93
70#define IT8XXX2_IRQ_WU86 94
71#define IT8XXX2_IRQ_WU87 95
72/* Group 12 */
73#define IT8XXX2_IRQ_WU91 96
74#define IT8XXX2_IRQ_WU92 97
75#define IT8XXX2_IRQ_WU93 98
76#define IT8XXX2_IRQ_WU94 99
77#define IT8XXX2_IRQ_WU95 100
78#define IT8XXX2_IRQ_WU96 101
79#define IT8XXX2_IRQ_WU97 102
80#define IT8XXX2_IRQ_WU98 103
81/* Group 13 */
82#define IT8XXX2_IRQ_WU99 104
83#define IT8XXX2_IRQ_WU100 105
84#define IT8XXX2_IRQ_WU101 106
85#define IT8XXX2_IRQ_WU102 107
86#define IT8XXX2_IRQ_WU103 108
87#define IT8XXX2_IRQ_WU104 109
88#define IT8XXX2_IRQ_WU105 110
89#define IT8XXX2_IRQ_WU106 111
90/* Group 14 */
91#define IT8XXX2_IRQ_WU107 112
92#define IT8XXX2_IRQ_WU108 113
93#define IT8XXX2_IRQ_WU109 114
94#define IT8XXX2_IRQ_WU110 115
95#define IT8XXX2_IRQ_WU111 116
96#define IT8XXX2_IRQ_WU112 117
97#define IT8XXX2_IRQ_WU113 118
98#define IT8XXX2_IRQ_WU114 119
99/* Group 15 */
100#define IT8XXX2_IRQ_WU115 120
101#define IT8XXX2_IRQ_WU116 121
102#define IT8XXX2_IRQ_WU117 122
103#define IT8XXX2_IRQ_WU118 123
104#define IT8XXX2_IRQ_WU119 124
105#define IT8XXX2_IRQ_WU120 125
106#define IT8XXX2_IRQ_WU121 126
107#define IT8XXX2_IRQ_WU122 127
108/* Group 16 */
109#define IT8XXX2_IRQ_WU128 128
110#define IT8XXX2_IRQ_WU129 129
111#define IT8XXX2_IRQ_WU130 130
112#define IT8XXX2_IRQ_WU131 131
113#define IT8XXX2_IRQ_WU132 132
114#define IT8XXX2_IRQ_WU133 133
115#define IT8XXX2_IRQ_WU134 134
116#define IT8XXX2_IRQ_WU135 135
117/* Group 17 */
118#define IT8XXX2_IRQ_WU136 136
119#define IT8XXX2_IRQ_WU137 137
120#define IT8XXX2_IRQ_WU138 138
121#define IT8XXX2_IRQ_WU139 139
122#define IT8XXX2_IRQ_WU140 140
123#define IT8XXX2_IRQ_WU141 141
124#define IT8XXX2_IRQ_WU142 142
125#define IT8XXX2_IRQ_WU143 143
126/* Group 18 */
127#define IT8XXX2_IRQ_WU123 144
128#define IT8XXX2_IRQ_WU124 145
129#define IT8XXX2_IRQ_WU125 146
130#define IT8XXX2_IRQ_WU126 147
131/* Group 19 */
132#define IT8XXX2_IRQ_TIMER3 155
133#define IT8XXX2_IRQ_TIMER4 156
134#define IT8XXX2_IRQ_TIMER5 157
135#define IT8XXX2_IRQ_TIMER6 158
136#define IT8XXX2_IRQ_TIMER7 159
137/* Group 20 */
138#define IT8XXX2_IRQ_USBPD0 165
139#define IT8XXX2_IRQ_USBPD1 166
140/* Group 21 */
141#define IT8XXX2_IRQ_USBPD2 174
142/* Group 22 */
143#define IT8XXX2_IRQ_WU40 176
144#define IT8XXX2_IRQ_WU45 177
145#define IT8XXX2_IRQ_WU46 178
146#define IT8XXX2_IRQ_WU144 179
147#define IT8XXX2_IRQ_WU145 180
148#define IT8XXX2_IRQ_WU146 181
149#define IT8XXX2_IRQ_WU147 182
150#define IT8XXX2_IRQ_WU148 183
151/* Group 23 */
152#define IT8XXX2_IRQ_WU149 184
153#define IT8XXX2_IRQ_WU150 185
154
155#define IT8XXX2_IRQ_COUNT (CONFIG_NUM_IRQS + 1)
156
157#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ITE_INTC_H_ */